Abstract-With a rapid growth in semiconductor Industry, complex applications are being implemented using small size chips, with the use of Complementary Metal Oxide SemiConductors (CMOS). With the introduction of new Integrated Circuit (IC) technology, the speed of the circuits has been increased by around 30%. But it was observed that for every two years, the power dissipation of a circuit doubles. The main reason for this power dissipation is leakage currents in the circuit. To reduce these leakage currents, we can reduce the width of the device. In addition to this, we can use lector techniques that use Leakage Control Transistors (LCT) and High Threshold Leakage Control Transistors (HTLCT).In this paper; we present a circuit technique that uses 130 nano-meter CMOS VLSI circuits that use two extra transistors to mitigate the leakage currents. The proposed technique overcomes the limitations posed by the existing methods for leakage reductions an average leakage reductions is 82.5%.The estimation of power and delay will be discussed using LCT's and HTLCT's.
I. INTRODUCTION
As the impact of electronic systems on every walk of life is becoming more and more, the demand for very low cost, very small and very reliable systems is also increasing exponentially. The rapid development of the semiconductor technology is leading to very tiny systems that have the power of super-computers of the last decade. Designing such tiny systems is now being witnessed in every field mobile communications, industrial electronics and ubiquitous computing. Electronic circuits are characterized by reliability, low power dissipation, extremely low weight and volume and effective cost with a high degree of computations and complexities. The advancements in technology mainly contributed towards the miniature in transistor size, reduced power supply consumption and enhancement of services with reliability as a major factor. VLSI Technology has been the enabler for the advancement of the present electronics and communication age. Almost 90% of the electronic circuits fabricated worldwide are made of silicon using CMOS technology [1] [2] . For relatively high performance and cost-effective [3] VLSI circuits, CMOS technology is used. It is the most popular technology because of its low power and less area requirement [4] .Scaling of CMOS technology improved the speed however the leakage currents [5] are leftover as an adverse effect. These unsolicited leakage currents should be reduced for the smooth functioning of the circuits. LECTOR Technique [6] [7] [8] is the technique to reduce leakage power consumption [9] in CMOS circuits without affecting the dynamic power [10] [11] of the circuit. In this paper, the performance of parallel adder-sub-tractor implemented with NAND gates using LECTOR technique is compared to the basic model and power dissipation and delay are compared.
II. CONVENTIONAL PRINCIPLES AND TECHNIQUES
The fundamental building blocks of digital systems are logic gates. The NAND gate is called a Universal gate because it can perform all the three basic functions of AND, OR, NOT gates.
A binary parallel adder-sub-tractor is a combinational digital circuit that adds two binary numbers in parallel form. It consists of full-adders connected in cascade with output carry from each full adder connected to the input carry of the next full adder. The mode bit 'M' acts a control line i.e. depending on the value of M, the circuit acts as an adder or sub-tractor. The circuit shows Parallel Adder-Sub-tractor realized using Full Adders. When M is driven low (M=0) then one input to each and every XOR gate would be logic '0'. This results in un-altered XOR outputs. Also, Cin of the first full adder would be low. The cascaded circuit will act as a parallel adder. When M control line is pulled high (M=1) then one of the inputs to each XOR gate would be logic '1'. This results in complemented bits as XOR output which is fed as an input to each full adder circuit. Also, Cin of the first full adder would be logically high. As a result, the cascaded arrangement will act as a parallel sub-tractor. A CMOS (Complementary Metal Oxide Semi-Conductor FET) logic family is obtained by connecting a p-channel and an n-channel MOSFET in series to realize several advantages over the PMOS and https://www.degruyter.com/view/j/cjece NMOS families. In CMOS, p-channel and n-channel MOS devices are fabricated on the same chip. It makes the CMOS fabrication more complicated and reduces the package density. The important advantages are high speed and low power consumption. They can also be operated in high voltage resulting in improved noise margin. To implement the CMOS NAND gates, the NMOS transistors are connected in series and the PMOS transistors are connected in parallel. For a given Silicon area, the 'ON' resistance for NMOS is less than that of the PMOS. CMOS NAND gate is generally faster than NOR gate. CMOS NAND gate and truth table are given below. 
III. PROPOSED LECTOR TECHNIQUE
In the design of CMOS VLSI circuits, power dissipation is one of the major considerations. The minimization of the threshold voltage due to voltage climb up leads to increase in sub-threshold leakage current and static power dissipation in CMOS circuits. CMOS gates are designed using LEAkage Control TransistOR (LECTOR) Technique which results in the reduction of the leakage current without any impact on dynamic power dissipation. In any supply to ground path, a state with more than one transistor OFF in a path from the source voltage to earth is far less leaky than a state with only one transistor OFF. Two leakage control transistors are introduced in every CMOS logic gate such that one of the LCT's is near its cut-off region of operation. In this paper, we implement LECTOR Technique with NAND gate. A CMOS NAND gate with the addition of two leakage control transistors is shown in the Fig.1.7 .Two leakage control transistors LCT1 (PMOS) and LCT2 (NMOS) are introduced between the nodes N1 and N2 of the pull-up and pull-down logic of the NAND gate. The drain terminals of the transistors LCT1 and LCT2 are wired together to form the output node of the NAND gate. The source terminals of the transistors are wired to nodes N1 and N2 of pull-up and pull-down logic respectively. The switching of the transistors LCT1 and LCT2 are controlled by the voltage potentials at nodes N2 and N1 respectively. This configuration ensures that one of the LCT's is always near its cut-off region irrespective of the input vector applied to the NAND gate [3] . LECTOR does not require any other additional control circuitry to monitor the states of the circuit. Self-biased transistors have their gate and their drain terminals wired together as a single node. Thus no external control circuitry is required.
IV. SIMULATION RESULTS AND DISCUSSION
Basing on the schematic model of the parallel adder-subtractor, the conventional and LECTOR models are simulated in Mentor Graphics. The parallel adder-sub-tractor is realized using the NAND gates throughout the simulation. By varying the supply voltage, power dissipation and delay are observed for each voltage and adder-sub-tractor inputs. The values for both conventional and LECTOR models are recorded for further comparisons and observations. The adder-sub-tractor inputs are considered as shown in the below tables. The model acts as an adder when Mode M=0 and as a sub-tractor for mode M=1. Let 010 and 100 be the inputs A1, B1 to the first fulladder in simulated Parallel Adder-Sub-tractor circuit. When the Mode input M is '0', the circuit will act as an adder. The Carry input for the first full adder will be 0. The XOR gate takes B and Mode as inputs and gives B as its output as M=0. The Full-Adder will then add A, XOR output, Cin and gives S1 and C1 as its outputs. C1 will act as an input carry for the next full-adder. The operation will be carried out similarly through the remaining circuit till S4 and final Carry are obtained. Similarly, when the Mode input M is '1', the https://www.degruyter.com/view/j/cjece circuit will act as a sub-tractor. The Carry input for the first full adder will be 1. The XOR gate takes B and Mode as inputs and gives complement of B as its output as M=1. The Full-Adder will then add A, XOR output, Cin and gives S1 and C1 as its outputs. C1 will act as an input carry for the next full-adder. The operation will be carried out similarly through the remaining circuit till S4 and final Carry are obtained. The outputs of a basic parallel adder-sub-tractor and LCT parallel adder-sub-tractor are plotted for the considered inputs as described in table IV. The power dissipation and delay are the most important factors to measure the performance of the circuits. Actual power delivered by the circuit is measured as the power dissipated by the circuit. The time taken to propagate the https://www.degruyter.com/view/j/cjece input signal from the gate to the output of the gate is considered as adelay.When the speed of operation is important, each circuit must have a short propagation delay. As the number of logic levels decreases, delay decreases. The power dissipation and delay of a basic parallel addersub-tractor model acting as an adder i.e. when M=0 is given in the Table-I and as a sub-tractor when M=1 is given in  Table-II. Voltage is varied and delay and dissipation are recorded for each varied input. Similarly, the power dissipation and delay of an LCT parallel adder-sub-tractor model acting as an adder i.e. when M=0 is given in the Table- III and as a sub-tractor i.e M=1 is given in Table- Power dissipation and delay are the major parameters that affect the performance of the circuit. The performance of a simulated basic parallel adder-sub-tractor model and the LCT parallel adder-sub-tractor simulated model is compared. The parallel adder-sub-tractor with LCTs offer a reduction in leakage power as the LCT is in near cut-off region always. However, the increase in a number of logic levels increases the delay as the delay is considered by taking the average of delays at the gates of each logic level. The proposed technique overcomes the limitations posed by the existing methods for leakage reductions an average leakage reduction is 82.5%. When the speed of operation is needed, the reduction in a number of logic levels will improve the performance of the circuit decreasing the delays.
